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Abstract: As power dissipation and circuit temperature constrain their performance, modern
processors feature turbo control mechanisms to adjust the voltage and clock frequency dynamically
so that circuit temperature stays below a certain limit. In particular, turbo control exploits the fact
that, after a long period of low processor activity, the thermal capacity of the chip, its package and
the heatsink can absorb heat at a relatively fast rate during a certain time, before the temperature
limit constrains that rate. Hence power dissipation can be temporarily boosted above the average
sustainable value. The turbo control must monitor circuit temperature continuously to maximize
the clock frequency. Temperature can be monitored by reading the integrated thermal sensors.
However, making the clock frequency depend on thermal sensor readings implies that processor
performance depends on ambient temperature. Yet this form of performance non-determinism is a
problem for certain processor makers. A possible solution is to determine the clock frequency not
from the true temperature but from a thermal model based on the nominal ambient temperature.
Such model should be as accurate as possible in order to prevent sensor-based protection from
triggering but sporadically, without hurting performance by overestimating temperature too much.
The model should also be simple enough to provide calculated temperature in real time. This
document proposes such thermal model and a turbo control based on that model.
Key-words: multicore processor, junction temperature, transient, clock frequency, power
density, compact thermal model, step response
Un modèle simple de température des processeurs pour une
fréquence d’horloge turbo déterministe
Résumé : La performance des processeurs modernes étant contrainte par la consommation
électrique et la température des circuits, ceux-ci comportent des mécanismes de contrôle turbo
dont la fonction est de régler la tension électrique et la fréquence d’horloge afin de maintenir à
tout instant la température des circuits sous la limite. En particulier, le contrôle turbo exploite
le fait qu’après une longue période de faible activité du processeur, la capacité thermique de
la puce, de son boitier et du radiateur peut absorber la chaleur à un taux relativement élevé
pendant un certain temps, avant que la limite en température ne restreigne ce taux. Ainsi
la consommation électrique peut temporairement dépasser la valeur moyenne que la puce peut
dissiper sur une période prolongée. Le contrôle turbo doit évaluer la température constamment
afin de maximiser la fréquence d’horloge. La température peut être obtenue en lisant les capteurs
intégrés sur la puce. Cependant, rendre la fréquence d’horloge dépendante des capteurs implique
que la performance du processeur dépend de la température ambiante. Or cette forme de non-
déterminisme de la performance est un problème pour certains fabricants de processeurs. Une
solution possible est de déterminer la fréquence d’horloge non pas à partir de la température
réelle mais à partir d’un modèle de température basé sur la température ambiante nominale. Un
tel modèle doit être aussi précis que possible afin d’empêcher les capteurs intégrés d’enclencher
la protection thermique sauf de manière occasionnelle, tout en évitant de nuire à la performance
par une surestimation excessive de la température. Le modèle doit aussi être suffisamment
simple pour fournir une température calculée en temps réel. Ce document propose un modèle de
température répondant à ces critères, et un contrôle turbo basé sur ce modèle.
Mots-clés : processeur multi-coeur, température de jonction, régime transitoire, fréquence
d’horloge, densité de puissance, modèle thermique compact, réponse indicielle
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1 Introduction
Active integrated circuits age faster at high temperatures, because of various phenomena such
as electromigration and gate oxide wearout [82]. Also, transistor leakage hence static power
consumption increases with temperature. Moreover, high temperatures make transistors and
wires slower. Therefore, microprocessors are engineered so that circuit temperature, aka junction
temperature, does not exceed a maximum value Tmax, e.g., 100 °C.
A possible way to prevent temperature from exceeding Tmax is to design the processor con-
servatively so that thermal violations never happen. However, this approach sacrifices processor
performance. Instead, modern processors feature thermal protection mechanisms, aka dynamic
thermal management (DTM), consisting of integrated thermal sensors and methods for throt-
tling power dissipation when junction temperature approaches Tmax [69, 61, 12, 73]. DTM
allows higher processor performance in common situations, with thermal protection triggering
only for atypical workloads or under exceptional conditions such as dysfunctional fan or ambient
temperature above the nominal value.
However, the need for high performance has pushed processor makers to exploit temporal
power dissipation variations. Power dissipation may fluctuate for various reasons:
• Microarchitectural activity depends on applications’ dynamic behavior, which is variable
[34].
• Applications have variable thread-level parallelism [10].
• Interactive applications typically generate short bursts of high processor activity when
responding to user inputs, interspersed with phases of low activity while waiting for user
inputs [34, 10].
• Latency-critical servers are underutilized (i.e., overprovisioned) in order to keep queuing
delays short [47, 37]. Processor activity fluctuates because of this.
During periods of low processor activity, power dissipation and junction temperature are low.
When a period of high activity starts after a long period of low activity, junction temperature
increases, yet not instantaneously owing to the heat capacity of the chip, the package and the
heatsink. There is a certain time during which the chip can dissipate a power exceeding the
TDP (thermal design power)1 while keeping its junction temperature below, or at Tmax [14, 65].
Today’s processors adjust their clock frequency dynamically and automatically to exploit such
thermal transients. This capability is advertised under various brand names, such as Intel’s
Turbo Boost, AMD’s Turbo Core, AMD’s Precision Boost, etc. [65, 62, 24, 13]
The details of such turbo control, implemented in the processor firmware, are generally not
disclosed. In particular, whether the turbo control uses thermal sensors or not is not stated
explicitly, in general. For instance, it seems that the Intel Sandy Bridge turbo does not use
thermal sensors. The Sandy Bridge still features thermal sensors for thermal protection, but
uses an EWMA (exponentially weighted moving average) algorithm for determining the turbo
clock frequency [65]. Rotem et al. gave a hint [65]:
“The architectural power predictor provides a consistent turbo behavior while mini-
mizing the die-to-die variations and dependency on ambient temperature.”
Emurian et al. gave another hint, from performance measurements they did on an Intel Haswell
chip while varying the fan speed [25]:
1TDP is the usual term for the power that the chip can dissipate in a sustained manner without exceeding
Tmax, under normal operating conditions.
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“Despite being motivated primarily by thermal concerns, we found that the Turbo
Boost control policy implemented by this Intel chip does not depend directly on
temperature.”
A couple of Intel patents mention that some equipment manufacturers want deterministic perfor-
mance [55, 66]. Here, “deterministic” means that supposedly identical chips should provide the
same performance, and that performance should not depend on external factors such as ambient
temperature. This implies that sensor-based thermal protection should trigger only sporadically
when the ambient temperature is below the nominal value stipulated by the processor maker.
This also implies that the turbo algorithm cannot use the integrated thermal sensors, as the
firmware does not know the actual ambient temperature.
Clearly, there is a contradiction between maximizing performance and making it deterministic.
Some users do not care about performance determinism and prefer that the processor accelerate
opportunistically whenever the ambient temperature is less than the nominal value. In fact, it
seems that AMD’s Turbo Core uses thermal sensor information, as observed by Lo and Kozyrakis
[46]:
“At the hardware level, there are significant differences between AMD’s and Intel’s
TurboMode controller. AMD’s implementation reacts to current and temperature
sensors on the CPU die to adjust the frequency boost. [...] Theoretically, Intel’s im-
plementation has a more repeatable TurboMode boost, while AMD’s implementation
is more sensitive to external factors such as ambient temperature.”
Nevertheless, performance determinism matters to AMD too. Its Turbo Core technology miti-
gates performance non-determinism by introducing a calculated temperature in the control loop
[1]. As for the more recent Precision Boost technology, AMD chips provide the possibility to
configure the firmware and choose between power determinism and performance determinism [2].
Implementing a deterministic turbo clock frequency requires a thermal model based on certain
pessimistic assumptions such as assuming that the ambient temperature is equal to the nominal
value. A thermal model for deterministic turbo clock frequency should possess the following
qualities:
• Under normal conditions, in particular when the ambient temperature is less than the
nominal value, it should prevent thermal protection to trigger but sporadically.
• It should not hurt performance by overestimating temperature too much.
• It should be simple enough to provide calculated temperature in real time.
The first and second point, together, mean that the model should be as accurate as possible
when the actual ambient temperature is equal to the nominal value. However, model accuracy
and model simplicity are conflicting goals, in general. A thermal model for deterministic turbo
should be reasonably accurate without being too complex.
The goal of this document is not to reverse-engineer the turbo algorithms implemented in
current commercial processors but to propose a thermal model possessing the above-mentioned
qualities and a turbo algorithm based on that model.
This document is organized as follows. Section 2 describes the proposed thermal model in
its basic form, which is single-input single-output (SISO). The model is based on the thermal
step response, which must be obtained by measurement on a real chip or by simulation with
a detailed thermal model. Section 3 shows that, for the SISO model, if power dissipation is
an affine function of clock frequency and temperature, then maximizing performance amounts
to maximizing temperature. A turbo control based on the SISO thermal model is proposed in
Inria
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Section 4. Section 5 introduces the idea that the thermal step response may not be a real step
response but an abstract one obtained by combining several step responses. Section 6 proposes
a multi-input multi-output (MIMO) thermal model directly derived from the SISO model. A
turbo control based on the MIMO thermal model is proposed in Section 7. The idea of steady-
state power assignment is introduced, such that the firmware can control the steady-state power
allotted to each core while letting the turbo control exploit thermal transients. Section 8 presents
some high-level simulations of the proposed MIMO turbo. Some related works are mentioned in
Section 9. Finally, Section 10 concludes this document.
The main mathematical notations are listed in Table 1.
2 A thermal model for transient temperature
This section describes the proposed thermal model, which is based on several simplifying as-
sumptions.
2.1 Heat equation
The first assumption is that temperature in the chip, the package and the heatsink can be
modeled with the classical heat conduction equation [15]:




where temperature T and volume power density g are functions of the 3-dimensional location r
and of time t. Thermal conductivity κ and volumetric heat capacity cv both depend on r for a
heterogeneous system consisting of different isotropic materials (silicon, copper, etc.). Equation
(1) is based on Fourier’s law, which is an accurate model of heat conduction for silicon dies as
thin as a few micrometers [40].
To provide definite temperatures, equation (1) must be completed with prescribed boundary
conditions over a closed surface S and initial temperatures in the volume V enclosed by S.
Surface S contains the interface between the heatsink and the ambient air.
2.2 Superposition principle
The second assumption is that the superposition principle is valid, that is, temperature depends
linearly on power density. This implies the following.
First, equation (1) can be linearized by assuming that thermal conductivity κ and heat
capacity cv are independent of temperature. It should be noted that, for the silicon die, this
assumption is not quite exact, as silicon thermal conductivity varies from 154 W/(mK) to 112
W/(mK) when temperature varies from 20 °C to 100 °C (see equation (23) in [40]). Assuming
that heat capacity is independent of temperature implies that there is no phase change material
in the package or in the heatsink.
Second, linear boundary condition are assumed over the enclosing surface S:
−κ∇T · n = A× (T − Tamb) (2)
where n is the position-dependent unit vector perpendicular to S and directed towards the
outside of V. Equation (2) corresponds to Newton’s law of cooling. The ambient temperature




V chip + package + heatsink volume in 3D space
S boundary of V closed surface
r point of V r = (x, y, z)
T temperature (function of r and t) in K or in °C
Tmax maximum junction temperature we want T ≤ Tmax
Tamb ambient temperature
t time T = Tamb at t = 0
τ shifted time or time step
g volume power density in W/m3





) nabla aka del
u relative temperature (function of r and t) u := T − Tamb
κ thermal conductivity in W/(mK)
cv volumetric heat capacity in J/(m3K)
A heat transfer coefficient in W/(m2K)
n outward unit normal vector to S
T [g] relative temperature generated by g see Section 2.2




p total chip power (function of t) in W
rθ point where temperature is being monitored aka hot spot
θ relative temperature at point rθ θ(t) := u(rθ, t)
θmax θmax := Tmax − Tamb see Section 4.1
f normalized (dimensionless) clock frequency f ∈ [0, 1]
v normalized (dimensionless) voltage v ∈ [0, 1]
U unit step function U(t) = 0 for t < 0
U(t) = 1 for t ≥ 0
H step response H(t) := T [m(r)U(t)](rθ, t) see Section 2.4
h impulse response h = dH
dt




n, λi, hi, Hi h(t) '
∑n
i=1 hie
−λit, Hi = hiλi see Section 2.5
Xi Xi = p ∗ (λie−λit) see Section 2.6
X column vector (X1, . . . , Xn) aka state vector
HT row vector (H1, . . . , Hn) transpose of H
λ column vector (λ1, . . . , λn)
h column vector (h1, . . . , hn)
D[λ] n× n diagonal matrix with λ on the diagonal
I n× n identity matrix
1 n-dimensional column vector (1, . . . , 1)
det determinant of a square matrix
[Q]ij element in row i and column j of matrix Q
N number of cores see Section 6
pj power of core j
θi relative temperature at point rθi in core i θi(t) := u(rθi , t)
Xj state vector of core j n-dimensional vector
p∗ allotted steady-state pj ’s p∗ = (p∗1, . . . , p∗N ) see Section 7
θ∗ allotted steady-state θi’s θ∗ = (θ∗1 , . . . , θ∗N ) see Section 7
R steady-state thermal resistance matrix θ∗ = Rp∗
Table 1: Main mathematical notations. Vectors and matrices are in bold. Notations not listed here are
often defined close to where they are used.
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The heat transfer coefficient A depends on location r but is assumed constant in time2 and
independent of temperature.3 As for the initial temperature, T = Tamb is assumed everywhere
in V at t = 0. Under these assumptions, which are commonly used for thermal modeling of
integrated circuits, the boundary value problem is linear and the superposition principle applies.
Defining the relative temperature
u := T − Tamb,
let us denote T [g] the temperature u(r, t) generated by power density g(r, t). Then, the super-
position principle means that for any power densities g1(r, t) and g2(r, t) and for any scalars a1
and a2,
T [a1g1 + a2g2] = a1T [g1] + a2T [g2] (3)
2.3 Single-input single-output (SISO) system
In this section, temperature is modeled as a single-input single-output (SISO) system, where the
input is total chip power and the output is temperature at a particular chip location. The SISO
model is based on the assumption that power density is of the form
g(r, t) = m(r)p(t) (4)
where m(r) is the power density map, with∫
V
m(r)d3r = 1
and where p(t) is the total power, with p(t) = 0 for t < 0.
The output of the SISO system is temperature at a hot spot rθ, i.e., a point inside the heat
source where power density is non-null, generally a central point in a region of high average
power density. Relative temperature at that point is denoted θ:
θ(t) := u(rθ, t) (5)
A more general model for power density when the CPU chip is active is
g(r, t) = ms(r, t)b(v, T )Ps(t) +md(r, t)fv
2Pd(t) (6)
where f and v are the normalized (dimensionless) clock frequency and voltage, Ps(t) is the static
power at maximum voltage and temperature (v = 1, T = Tmax), Pd(t) is the dynamic power at
maximum voltage and frequency (v = 1, f = 1), and b(v, T ) models the dependence of leakage
power on voltage and temperature.
The following conditions are needed for (6) to match (4):
1. The static and dynamic power density maps must be identical:
ms(r, t) = md(r, t)
2. The power density map must be independent of time:
md(r, t) = md(r)
2If the heatsink features a fan, it is assumed that the fan rotation speed is kept constant.
3Newton’s law of cooling is an approximation, particularly if the heatsink is cooled by natural convection or if
heat transfer by thermal radiation cannot be neglected [56].
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3. b(v, T ) must be independent of r. Specifically, it is assumed that θ can be used as a proxy
for T in modeling the dependence of leakage on temperature:
p = b̃(v, Tamb + θ)Ps + fv
2Pd (7)
If the above conditions are not met, assumption (4) is inaccurate. Nevertheless, during periods
of low processor activity, when θ is supposed to be low, it is not a problem if temperature is not
modeled very accurately. What is important is that p(t) be estimated with sufficient accuracy,4
as explained in Appendix A. So (4) need be accurate only during periods of high processor
activity.
2.4 Linear time-invariant system
From the superposition principle, time invariance and assumption (4), temperature θ can be
obtained as a superposition integral [3, 54]:




where ∗ denotes the convolution operation and where h(t) is defined as follows. Let us apply a
unit step power




0 for t < 0
1 for t ≥ 0
and let H(t) be the resulting temperature response at point rθ:
H(t) := T [m(r)U(t)](rθ, t)




Convolution (8) defines a SISO, causal, linear time-invariant (LTI) system with power p(t) as
input, temperature θ(t) as output and h(t) as impulse response [16, 54]. Quantity H(∞), that
is, the steady-state temperature when dissipating 1 watt of power, is usually called junction-to-
ambient thermal resistance. Note that it depends on the power density map m(r).
2.5 Completely monotone impulse response
The impulse response h(t) determines how θ(t) varies with p(t). Characterizing h(t) is important
for understanding transient temperature on the chip.
Intuitively, the step response H(t) is an increasing function of time, hence h(t) is positive.5
Moreover, point rθ is not a random point on the chip but a hot spot, located inside a region
4The dissipated energy can be estimated with a calibrated model taking as input various activity counters
[34, 33].
5Sketch of a proof. Let T (r, t) = T [m(r)U(t)] and T ′ = ∂T
∂t
. From (1), and as T (r, 0) = Tamb, we have
T ′(r, 0) = m(r)
cv
. T ′ is the solution of the boundary value problem with no heat source, null ambient temperature,
and non-negative initial temperature. Temperature at a local minimum is non-decreasing, hence T ′ ≥ 0, and
h(t) = T ′(rθ , t) ≥ 0.
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of high power density. At such point, H(t) is not only increasing but concave. That is, h(t)
is decreasing. Although I have no mathematical proof, I conjecture that this is always true or
approximately true at a hot spot.6 I make an even stronger claim that I call the completely
monotone impulse response (CMIR) hypothesis:
The thermal impulse response h(t) at a hot spot is completely monotone, or close to
a completely monotone function.
Complete monotonicity is defined as follows [49, 70]. A function h(t) is completely monotone on
(0,+∞) if, for all t > 0 and for all j = 0, 1, 2, 3, . . . ,
(−1)jh(j)(t) ≥ 0
where h(j) is the jth derivative. In particular, h is positive (h(0) ≥ 0), decreasing (h(1) ≤ 0), and
convex (h(2) ≥ 0).
Bernstein’s theorem states, loosely speaking, that completely monotone functions coincide








λi > 0 (10a)
hi ≥ 0 (10b)









is non-negative. Non-negative functions whose first derivative is completely monotone are called
Bernstein functions [70]. That is, the impulse response h(t) is completely monotone iff the step
response H(t) is a Bernstein function. Hence the following statement is equivalent to the CMIR
hypothesis:
The thermal step response H(t) at a hot spot is a Bernstein function, or close to a
Bernstein function.
Under similar assumptions, Gerstenmaier and Wachutka proved that temperature at any
point in V can be written as a discrete, infinite sum (n =∞) of decreasing exponentials [26, 27].
That is, they proved (9) and (10a). So the CMIR hypothesis rests on proving (10b). Currently,
I know no such proof.7 Nevertheless, I have two arguments to support the CMIR hypothesis, a
heuristic argument, and an empirical one.
The heuristic argument is based on Codecasa’s work [19, 17]. Instead of focusing on temper-






6For instance, this is not true at a point where power density is null.
7The CMIR hypothesis, as I stated it, is somewhat imprecise. I defined what a hot spot is only imprecisely,
and I did not define what it means for (9) to be approximately true. Vagueness is intentional here.
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With ū as the output of the LTI system, and using the same eigenfunction expansion as Gersten-
maier and Wachutka, Codecasa proves that the impulse response is a positive sum of decreasing
exponentials [17].
Average temperature ū is an abstract quantity. Instead, I choose to focus on the temperature
θ at a hot spot. Nevertheless, as ū gives more weight to temperature in high power density
regions, it is plausible that the shape of the impulse response for ū resembles that for θ.
To support the CMIR hypothesis empirically, I modeled a silicon chip and copper heat
spreader and heatsink using the ATMI software [51, 4], assuming a uniform disk heat source. I
tested 1458 configurations, varying the thickness of the silicon die (∈ {0.2, 0.5, 1} mm), the thick-
ness of the copper spreader and heatsink base (∈ {2, 5, 10} mm), the heatsink width (∈ {5, 7, 10}
cm), the heatsink thermal resistance (∈ {0.1, 0.4, 2} K/W) the thermal interface material (TIM1)
resistance (∈ {0.05, 0.2, 1} Kcm2/W) and the radius of the heat source (∈ {0.5, 1, 2, 5, 10, 20}
mm). ATMI gives the step response H(t) for each configuration, with the center of the disk
source as point rθ.
Then, I approximate H(t) as in equation (11), with a finite n. The problem is to determine
n, the λi’s and the Hi’s.8 Without loss of generality, we can assume
λ1 < λ2 < . . . < λn
I set the value of λ1 assuming a lumped thermal capacitance. The time constant 1/λ1 equals
Rhs × (CCu + CSi), where Rhs is the heatsink thermal resistance and CCu + CSi is the total
thermal capacitance. I set n to a fixed value, e.g., n = 20. Then I chose a large enough λn,
e.g., 1/λn = 1µs. The other λi’s are defined from λ1 and λn so that the λi’s form a geometric
sequence. In most cases, n and λn do not need to be set precisely.9
Finally, I obtained the Hi’s by solving a non-negative least squares (NNLS) problem [41],
which enforces the constraint Hi ≥ 0. More precisely, I solved (in the least-square sense) an
overdetermined system of n + 1 linear equations corresponding to equating the true H(t) with
the approximate one at the times t = 1/λi and at t = ∞. I used the NNLS software written
by Suvrit Sra [39, 53]. On the 1458 tested configurations, with n = 20, the difference between
the true H(t) and the approximate one never exceeded 2% of H(∞). In practice, the NNLS
algorithm often finds a null or negligible value for several of the Hi’s.
2.6 State-space representation
The LTI system described by equation (8) is an infinite-dimensional (aka distributed parameter)
system. Indeed, given a time t0, the evolution of temperature for t > t0 is determined only if
we know p(t) for all t ∈ [0, t0] or if we know T (r, t0) for all r ∈ V. Infinite-dimensional systems
can often be approximated with finite-dimensional models. The HotSpot thermal model is an
example of finite-dimensional model obtained by discretizing space [32].











8The problem of extracting multiexponential decay parameters from empirical data is a classical problem, and
an ill-posed one [35]. Our problem is closely related but much easier, as parameters n, λi and Hi have no physical
significance. What matters is that the approximate H(t) is close to the actual H(t).
9On a few configurations, λn needed some adjustment.
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Note that Xi is continuous even if p is not.




From equation (15), it is clear that the knowledge of all Xi’s at a time t0 and the knowledge of











In the particular case when p is constant during a time interval [t, t + τ), solving equation (15)
yields
Xi(t+ τ) = Xi(t)e
−λiτ + p(1− e−λiτ ) (17)
Matrix notation is sometimes used later in this document. Equation (13) can be written
θ = HTX (18)
where X = (X1, . . . , Xn) is a column vector and HT = (H1, . . . ,Hn) is a row vector. Equation




where λ = (λ1, . . . , λn) and D[λ] = D[λ1, . . . , λn] is the n × n diagonal matrix with the λi’s
on the diagonal. Equations (18) and (19) define a state-space representation [16]. Unlike finite-
dimensional models obtained by discretizing space, the Xi’s have no direct physical meaning.10
In matrix notation, equation (17) can be written
X(t+ τ) = e−D[λ]τX(t) + p(I− e−D[λ]τ )1 (20)
where I is the identity matrix and 1 = (1, . . . , 1) is a column vector. Note that a matrix
exponential is being used [50].
Finally, note that equation (17) acts like an exponentially weighted moving average (EWMA).
In the degenerate case n = 1, θ is proportional to X1. The turbo control implemented in the
Intel Sandy Bridge is based on an order-one thermal model, i.e., one thermal resistance and one
thermal capacitance. This explains the EWMA used to calculate the energy credit in the Sandy
Bridge [64, 65]. The turbo control proposed in this document can be viewed as a generalization
of the Sandy Bridge turbo.
3 Maximizing processor performance
This section considers the problem of maximizing processor performance. Cohen et al. showed
that, contrary to intuition, maximizing performance is not always equivalent to maximizing
temperature [22]. Rao et al., independently, reached a similar conclusion [59].
My motivations for revisiting this problem are:
• Even though maximizing temperature is not, strictly speaking, the optimal control strategy
under dynamic voltage/frequency scaling (DVFS), it would be interesting to know whether
it is close to optimal.
10See for instance the discussion in [6] about modeling heat conduction with a thermal Foster network.
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• Both Cohen and Rao assumed an order-one thermal model consisting of a single resistance
and a single capacitance.
• Neither Cohen nor Rao considers the dependence of leakage on temperature.
I show that, for the SISO temperature model of Section 2, if power is an affine function of the
clock frequency and of the temperature output, then maximizing performance is equivalent to
maximizing temperature.
3.1 Affine power model
The turbo control sets p(t) only indirectly, via the voltage and the clock frequency. Actually,
voltage and frequency are not independent. To reduce power, the turbo control sets voltage to
the lowest safe value for the target frequency. In practice, voltage is approximately an affine
function of frequency:
v = v0 + (1− v0)f (21)
For example, using the data provided in [58, 30, 28] for three different Intel processors and
applying a least-square fit, we get v0 ' 0.6. I assume perfect DVFS, that is, I neglect the
transition delay for changing voltage and assume that v is a function of f , making f the sole
input.
Power is a somewhat complicated function of frequency and temperature. To simplify the
maths, instead of using equation (7), I assume that power can be approximated as an affine
function of f and θ:
p = [α+ βf + γθ]Pw (22)
with Pw = Ps + Pd constant, β > 0 and γ > 0.
I believe that (22) is a reasonable approximation for realistic frequency and temperature
ranges. For example, assuming v0 = 0.6 in equation (21) and using the leakage power model
described in [44], with Tamb = 40 °C, Tmax = 100 °C, maximum voltage 1 V and Ps/Pw = 0.3,
I find that taking α = −0.31, β = 1.18 and γ = 0.0017 gives a maximum error of about 8% for
f ∈ [0.5, 1] and θ ∈ [0, 60].
3.2 How temperature varies with clock frequency
The processor alternates activity and inactivity phases. Let us focus on one particular activity
phase starting at time t0, with initial stateX(t0) resulting from past processor activity. Defining
τ = t− t0, equation (16) becomes










Replacing p(t0 + x) with [α + βf + γθ]Pw and considering θ and f as functions of τ yields the
following integral equation:
θ = θ0 + Pw[α+ βf + γθ] ∗ h (23)
Let us consider a frequency function f(τ) yielding temperature θ(τ) according to equation (23),
and let us consider a frequency f(τ) + δf(τ) yielding temperature θ(τ) + δθ(τ):
θ + δθ = θ0 + Pw[α+ β(f + δf) + γ(θ + δθ)] ∗ h (24)
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where δθ is the temperature variation resulting from frequency variation δf . Subtracting (23)
from (24) gives
δθ = Pw[βδf + γδθ] ∗ h (25)
One can easily verify that equation (25) defines an LTI system, with βδf as input and δθ as
output:
δθ = βδf ∗ k (26)
where k(τ) is the impulse response of that system.
3.3 Characterizing the impulse response





where s is complex. Using the fact that convolution in the time domain is a product in the
Laplace domain [16, 54], equation (25) becomes, in the Laplace domain:









For the system to be stable, the poles of the transfer function must have negative real part. Note
that, for s with non-negative real part, |ĥ(s)| ≤
∫∞
0
|h(τ)e−sτ |dτ ≤ ĥ(0) = H(∞). Consequently,
the system is stable if
γPwH(∞) < 1 (29)
If condition (29) were not true, thermal runaway could happen [80]. Therefore I assume that
condition (29) holds.
It is easy to see why h ≥ 0 implies k ≥ 0. Indeed, equation (28), in the time domain, is a
Volterra integral equation of the second kind:
k = Pwh+ γPwh ∗ k
The solution k can be obtained by successive approximation, taking the limit [45, 84]: k0 = Pwh
and ki+1 = Pwh+ γPwh ∗ ki. The positivity of h implies that of k0, k1, k2, and so on.
Less obvious is the fact that k inherits complete monotonicity from h, provided that condition
(29) holds. The fact that the right-hand side (RHS) of equation (28) is the Laplace transform
of a completely monotone function was proved by Keilson for a problem in queueing theory [38].
Let us rewrite (28) by normalizing ĥ and k̂ so that they can be viewed as Laplace transforms of






Then, complete monotonicity of h, condition (29) and theorem 3.1 in [38] establish the complete





Maximizing performance means maximizing the work done in a given time. If we define one








δf(x)dx is the variation of work resulting from the variation of frequency δf .






δf(x)k(τ − x)dx = k(0)δF (τ) +
∫ τ
0
δF (x)k′(τ − x)dx














k(0) ∗ δFi. The complete monotonicity of k implies k
′ ≤ 0. Therefore, δθ(x) ≥ 0
for x ∈ [0, τ ] implies δF (x) ≥ 0 for x ∈ [0, τ ]. In other words, maximizing temperature maximizes
performance.
This conclusion seemingly contradicts the findings of Cohen and Rao [22, 59]. The discrepancy
lies in the assumption that power is an affine function of frequency and temperature. Strictly
speaking, maximizing temperature is not the optimal strategy. In practice though, it is close to
optimal as long as clock frequency lies in an interval where equation (22) is an accurate model.
4 A turbo control for a SISO system
As shown in Section 3, a simple strategy for maximizing performance under an affine power
model is to maximize temperature.11 There are three different regimes:
• sprint: as long as temperature is less than Tmax, run at the maximum clock frequency
and voltage.
• thermal saturation: when temperature reaches Tmax, adjust frequency and voltage so
as to stay at Tmax.
• relaxation: the processor is inactive.
As mentioned in Section 1, the requirement that performance be deterministic means that the
turbo control cannot rely on thermal sensors but must use a calculated temperature. Power too
may have to be calculated during thermal saturation so that the calculated temperature stays
as close to Tmax as possible. This section describes those calculations.
11The proposed turbo control does not rely on any particular power model. Nevertheless, the proposed turbo
control is not necessarily close to optimal if the power function is not approximately affine.
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4.1 Sprint and relaxation
For a SISO system, it is not necessary to calculate temperature during relaxation. It is sufficient
to update the Xi’s at the end of the relaxation phase by setting τ equal to whatever time has
elapsed since the processor became inactive, putting p = 0 into equation (17).
During a sprint, relative temperature θ can be calculated from equations (13) and (17) using
a fixed timestep τ and assuming that power p is constant during each time interval [t, t+τ). The
Xi’s are updated with equation (17) on every timestep. The sprint ends whenever the calculated
temperature θ reaches
θmax := Tmax − Tamb,
at which point the thermal saturation regime starts.
4.2 Thermal saturation
In the sprint and relaxation regimes, power p is either null or is obtained from equation (22). In
the thermal saturation regime, we must calculate p so that θ stays close to θmax. It is assumed
that, at the time t when thermal saturation starts, θ(t) ' θmax. Then, it is sufficient for the
turbo control to keep temperature constant. Two alternative methods are proposed.
4.2.1 Discrete method
A possible method for keeping temperature constant is to use a fixed timestep τ and to apply a





















Note that p is a weighted arithmetic mean of the Xi’s. This method does not require that H(t)
be a Bernstein function. However, it requires H(τ) 6= 0. The turbo control computes the power
curve by iterating consecutive timesteps, updating the Xi’s with equation (17) and the calculated
p value.
4.2.2 Continuous method
In this section, it is assumed that the hi’s are non-null. That is, n is the number of non-null hi’s
obtained with the NNLS method of Section 2.5.
A possible method for keeping temperature constant is to search for the power p such that
dθ

























Note that (33) is the limit of (32) when τ → 0. Note also that the continuity of the Xi’s implies
that of p during thermal saturation.




where matrix M is
M := D[λ]− 1
h(0)
λhT (35)
The solution of equation (34) can be expressed with a matrix exponential:
X(t+ τ) = e−MτX(t) (36)
The matrix exponential can be calculated by diagonalizing matrix M. The eigenvalues µ of M
are the solutions of the characteristic equation
det(M− µI) = 0 (37)








To simplify the equation, we can use the following identity for a rank-one perturbation of an
invertible matrix A (equation 6.2.3 in Meyer’s book [50]):
det(A + cdT ) = (1 + dTA−1c) det(A)
where c is a column vector and dT is a row vector. Assuming µ 6= λi and applying the identity



























Complete monotonicity of h(t), that is, hi > 0, implies that equation (39) has n distinct solutions
µ1, . . . , µn:
µ1 = 0
λi−1 < µi < λi for i ∈ [2, n]
Therefore, matrix M is diagonalizable:
M = QD[µ]Q−1 (40)
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where the columns of matrix Q are right eigenvectors of M and the rows of Q−1 are left eigenvec-
tors of M. The eigenvectors can be obtained directly from the eigenvalues. Let xµ = (x1, . . . , xn)
be a right eigenvector associated with eigenvalue µ, that is,
Mxµ = µxµ













The RHS of equation (41) is the same for all i ∈ {1, . . . , n} and can be set to an arbitrary non-null
value (the eigenspaces have dimension one). For instance, setting the RHS of (41) equal to 1,
we obtain xi = λiλi−µ , that is, the element in the i





Left eigenvectors can be obtained in a similar way: if yµT = (y1, . . . , yn) is a left eigenvector





















Finally, the matrix exponential in (36) can be calculated from (40) as
e−Mτ = Qe−D[µ]τQ−1 = QD[e−µ1τ , . . . , e−µnτ ]Q−1 (44)
That is, the element in the ith row and jth column of matrix e−Mτ is





(λi − µl)(λj − µl)
(45)





[e−Mτ ]ij = 1
∀τ > 0, ∀i, j, [e−Mτ ]ij > 0
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The positivity of matrix e−Mτ for τ > 0 comes from −Mτ being an irreducible Metzler matrix.12




















where we have used the fact that µ1 = 0 and σ1 = 1/H(∞).
Unlike the discrete method, which calculates the power curve one timestep at a time, the
continuous methods calculates the whole power curve at once. The continuous method is called
so because, after an initial discontinuity when thermal saturation starts, power (46) varies con-
tinuously afterwards. However, whether we use the discrete method or the continuous method,
the clock frequency can only take discrete values. In practice, DVFS control tries to follow (46)
as closely as possible, within its own constraints. State X is updated with equation (36) at the
time t+ τ when power p deviates significantly from (46), e.g., when processor activity ceases.
5 Worst-case step response
The two main assumptions of the SISO model, i.e., a power density of the form (4) and the
assumption that the turbo control need only consider temperature at a single point, lead to a
single step response. However, different workloads may generate different power density maps
and different step responses. Moreover, even for a given power density map, distinct regions of
the chip may experience differently shaped step responses. In particular, the chip region where
steady-state temperature is the highest is not necessarily the region where transient temperature
increases the fastest.
A possible way to take into account multiple step responses is to define a single worst-case
step response. A turbo control using such step response will generally overestimate temperature
and reduce processor performance. However, this approach preserves performance determinism.
First, one should collect step responses by running some “hot” workloads on a prototype
platform or on a calibrated simulator.13 Step responses that are consistently less than some
other step responses can be removed from the collection. That is, all the step responses in the
collection cross each other at one or several points.
Then, a worst-case step response is calculated by taking themaximum of all the step responses
in the collection. The discussion below considers two different methods for defining the maximum
of two step responses.14
The most natural way to define the maximum H∗∗(t) of two functions H(t) and H∗(t) is, for
all t,
H∗∗(t) := max(H,H∗)(t) := max(H(t), H∗(t)) (47)
Then, the NNLS method described in Section 2.5 can be applied to H∗∗. Note however that,
even if H and H∗ are Bernstein functions, H∗∗ is not necessarily a smooth function, let alone
a Bernstein one. So the Bernstein function obtained with the NNLS method might depart
significantly from the actual H∗∗ and is not guaranteed to be consistently greater than or equal
to H and H∗.
12For τ > 0, we have (−M+λnI)τ > 0, hence e(−M+λnI)τ > 0. As I commutes with any matrix, e(−M+λnI)τ =
e−Mτ eλnIτ = e−Mτ Ieλnτ = e−Mτ eλnτ > 0. Therefore, e−Mτ > 0. See also Theorem 2.7 in [71].
13Thermal interface material (TIM) characteristics may degrade with usage [68]. A worst-case TIM should
probably be assumed when collecting step responses.
14Both methods are commutative and associative. They generalize unambiguously to multiple step responses.
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parameter unit value
silicon thermal conductivity (70 °C) W/(mK) 125
silicon thermal diffusivity (70 °C) m2/s 7× 10−5
silicon thickness mm 0.5
thermal interface resistance (TIM1) Kcm2/W 0.2
copper thermal conductivity W/(mK) 400
copper thermal diffusivity m2/s 1.16× 10−4
copper thickness mm 3
heatsink width cm 5
heatsink thermal resistance K/W 0.6
Table 2: ATMI parameters (see [51]). Thermal diffusivity equals κ/cv. TIM1 resistance per cm2 equals
10zi/κi with zi the thickness in millimeter of the interface material and κi its thermal conductivity in
W/(mK).
Alternatively, the maximum of two step responses can be defined as follows. Given a function
H(t) =
∑n






with S(x) = 0 for x > λn. Note that S(x) is piecewise constant with discontinuities at the λi’s:
S(λi)− S(λ+i ) = Hi





The maximum S∗∗ of two dual functions S and S∗ is
S∗∗(x) := max(S, S∗)(x) := max(S(x), S∗(x)) (50)
Note that S∗∗ is piecewise constant, its discontinuities {λ∗∗1 , . . . , λ∗∗n∗∗} being a subset of {λ1, . . . ,
λn, λ
∗
1, . . . , λ
∗
n∗}. Hence the function H∗∗ whose dual is S∗∗ is a finite sum of decreasing expo-
nentials. It is this function H∗∗ that can be defined as the maximum of H and H∗.
Some properties of definition (50):
• H∗∗(t) ≥ max(H(t), H∗(t)) for all t (from (50) and (49)).
• The maximum of two Bernstein functions is a Bernstein function. Indeed, a function is
Bernstein iff its dual is monotonically decreasing. If S and S∗ are both monotonically
decreasing, so is S∗∗.
• H∗∗(∞) = max(H(∞), H∗(∞)) (from S(0) = H(∞)). In other words, taking the maxi-
mum of multiple step responses does not increase the maximum junction-to-ambient ther-
mal resistance.
• If the same set of λi’s is common to H and H∗, it is also the set of λi’s for H∗∗.
To illustrate definition (50), I collected some step responses with the ATMI thermal model
[51]. I used the parameters listed in Table 2 and the example power density map shown in Figure





Figure 1: Example power density map. Power density is uniform in each square, but the power density
of the small square is twice that of the large square. H and H∗ are the step responses at the center of
the large and small squares, respectively.
i 1 2 3 4 5 6 7 8
H
λi 0.0593 1.22 25.2 114 10700
Hi 0.59 0.10 0.46 0.64 0.04
H∗
λ∗i 0.0593 1.22 5.55 25.2 114 519 2360 10700
H∗i 0.60 0.07 0.07 0.25 0.48 0.02 0.14 0.05
H∗∗
λ∗∗i 0.0593 1.22 25.2 114 519 2360 10700
H∗∗i 0.59 0.10 0.46 0.48 0.02 0.14 0.05
Table 3: Parameters for step responses H and H∗ were obtained as described in Section 2.5. H∗∗ is the
maximum of H and H∗ according to definition (50).
square. I obtained the parameter values with NNLS, as described in Section 2.5, but starting
from a geometric sequence of 12 λi values. I ignored Hi’s whose value is less than 1% of H(∞),
which yields n = 5 for H and n∗ = 8 for H∗. Table 3 also shows the parameters for H∗∗, the
maximum of H and H∗ according to definition (50).
Figure 2 shows the step responses H, H∗ and H∗∗ corresponding to the parameters given in
Table 3. Notice that H∗ increases faster than H for small times, as it corresponds to a region
of higher power density. However, after about 10 ms, H exceeds H∗ and converges to a higher
steady-state value. H∗∗ is always above H∗ and H, coinciding with H∗ at small times and with
H at large times.
It should be noted that, whether definition (47) or (50) is used, the maximum of multiple
step responses corresponding to different power density maps and different sensor locations, is
an abstract step response that does not correspond to any particular power density map or any
particular sensor location.
6 Multi-input multi-output (MIMO) system
The assumptions of the SISO model are not valid for multicore chips where cores may be active
or inactive independently of each other. This section proposes a more accurate multi-input





where N is the number of cores and pj is the power dissipation contributed by core j.
The temperature generated by power density (51) can be calculated from the superposition
principle (3), by considering separate impulse responses corresponding to each power density
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Figure 2: H∗∗ is the maximum of the step responses H and H∗ according to definition (50).





where θij is the output of the SISO system with pj as input and step response
Hij(t) := T [mj(r)U(t)](rθi , t)
rθi being the point in core i where temperature is being monitored.
Note that model (51) assumes fixed power density maps mj(r). However, as already men-
tioned in Section 5, actual power density maps depend on workload characteristics. Step re-
sponses Hij(t) for i 6= j are only weakly dependent on mj(r) and rθi , especially if cores i and
j are distant from each other. For self-heating step responses Hii(t), the method of worst-case
step response described in Section 5 can be used.
Some remarks:
• For i 6= j, Hij(t) is not a Bernstein function. This is because it takes some time for heat
to diffuse from core j to core i. Hence hij(0) = 0, which means that the impulse response
cannot be both positive and monotonically decreasing, which is a necessary condition for
complete monotonicity. Nevertheless, hij(t) can still be expressed as a linear combination
of decreasing exponentials, although some parameters hi’s in (9) are negative. It should
be noted that Hij(t) is the difference between two Bernstein step responses (as mj =
(mi + mj) − mi), and the NNLS method described in Section 2.5 permits obtaining the
parameters for these two Bernstein step responses, hence for Hij(t).
• The CMIR hypothesis was needed only in sections 3.4 and 4.2.2. The state-space repre-
sentation of Section 2.6 applies regardless of the sign of the Hi’s in equation (11). Hence
we can calculate θij by maintaining a state Xij .
• If all the step responses use a common λ = (λ1, . . . , λn), it is sufficient to maintain N state






When a constant power pj is dissipated by core j during a time interval [t, t+τ), the state vector
Xj can be updated with equation (20), that is,
Xj(t+ τ) = e
−D[λ]τXj(t) + pj(I− e−D[λ]τ )1 (53)
We have

















T [I− e−D[λ]τ ]1









T [I− e−D[λ]τ ]Xj(t) (55)
Equation (54) can be used to update the θi’s at every timestep. It can also be used to get an
estimate of θi(t+τ) from estimated pj ’s. In particular, if τ is less than the time for heat to diffuse
from a core to another core, Hij(τ) is small for i 6= j, and we can use the following estimate:
θi(t+ τ)− θi(t) ' −∆i(t, τ) +Hii(τ)pi (56)
Equation (56) says that, if τ is small enough, θi(t + τ) − θi(t) mostly depends on pi. However,
recall that equation (56) is just an approximation.15
Steady state. When constant powers pj are applied for a sufficiently long time, temperatures
reach a steady state. Vector θ = (θ1, . . . , θN ) of steady-state temperatures is obtained from
p = (p1, . . . , pN ) as
θ = Rp (57)
where R is the N ×N matrix such that
[R]ij = Rij := Hij(∞) = HijT1
Obviously, matrix R is positive (Rij > 0). Furthermore, as explained in Appendix B, R is
likely to be almost symmetric (Rij ' Rji), positive definite and well-conditioned. This is what
I assume in the rest of the document.
15For i 6= j, the value Hij(τ) = HijT [I− e−D[λ]τ ]1 is small but non-null due to (11) being an approximation
or reality.
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7 A turbo control for a MIMO system
This section proposes a turbo control based on the MIMO system of Section 6. Per-core DVFS
is assumed. That is, each core has its own clock frequency and voltage [11].
When independent tasks run simultaneously on the same chip, a certain fairness in the use of
shared resources must be imposed [79]. Power is a shared resource, and the turbo control must
take fairness into account.
I propose that fairness be controlled by a power vector p∗ = (p∗1, . . . , p∗N ) set by the firmware.
Vector p∗ is redefined every time the set of active cores changes. An inactive core is a core that
has been in a sleep state for a long time and is likely to remain so for some time. The p∗i of an
inactive core is the standby power corresponding to the core’s sleep state.
The p∗i ’s of active cores are set under the following constraint. Let θ∗ be the vector of
steady-state temperatures corresponding to p∗, that is (from (57)),
θ∗ = Rp∗
The firmware sets the p∗i ’s of active cores such that
max{θ∗1 , . . . , θ∗N} ≤ θmax
I define steady-state power assignment (SSPA) as follows:
if p∗ remains constant during a time long enough to reach thermal steady state and
if power values p∗ are attainable, the steady-state p must be equal or close to p∗.
Determining how the p∗i ’s of active cores should be set is out of the scope of this document.16
The question considered here is, given some p∗, how can a turbo control take advantage of
temperature transients while enforcing SSPA.
To enforce SSPA, the turbo control should take p∗ into account when determining the voltage
and clock frequency of active cores. However, setting p equal to p∗ right away would not yield
an interesting turbo control. First, this would not guarantee θi(t) ≤ θmax. Second, this would
not exploit temperature transients. Instead, I propose the following turbo control.
A fixed timestep τ is assumed. On every timestep, the turbo control calculates a target pj for
each core j. Quantity pj × τ is the amount of energy that core j is allowed to dissipate during
the next timestep. The frequency and voltage of each core are adjusted (possibly multiple times
per timestep) so that, at the end of the timestep, the actual pj is as close to the target pj as
possible.17 At the end of the timestep, theXj ’s are updated with the actual pj ’s (equation (53)).
The target pj ’s are calculated by solving the linear system
Bp = Y (58)
where B is an N ×N matrix and Y = (Y1, . . . , YN ) is a column vector. Matrix B and vector Y
are set as shown in Table 4 (equation (54) is being used here).
The estimated power of core i if core i were to sprint (i.e., run at the maximum frequency)
during [t, t+ τ) is denoted πi. Note that πi is a prediction, based for instance on the workload’s
behavior during the previous timestep.
16For instance, it makes sense to assign the same p∗i ’s to identical cores. However, the answer is less obvious
when cores are different. For instance, how much power should be allotted to a GPU core depending on the
number of active CPU cores?
17The actual pj may differ from the target pj for several reasons: because of constraints besides temperature
(voltage/frequency range, power, di/dt, etc.), or because of discrete frequency levels, or if a task completes or
starts in the middle of a timestep, or if the workload’s behavior changes, etc.
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condition on core i [B]ij Yi regime result
inactive δij p∗i relaxation pi(t) = p∗i
θi(t) < θ
∗
i − η and
θ̃i(t+ τ) < θ
∗
i − η
δij πi sprint pi(t) = πi
θi(t) < θ
∗
i − η and
θ̃i(t+ τ) ≥ θ∗i − η
Hij(τ) θ
∗
i − θi(t) + ∆i(t, τ) saturation θi(t+ τ) = θ∗i





i −θi(t)]+∆i(t, τ) descent θi(t+ τ) < θi(t)
Table 4: Turbo control for a MIMO system. The pj ’s are obtained by solving the linear system (58).
θ̃i(t + τ) is defined in (59). πi is the power of core i when its clock frequency is maximum. δij is the
Kronecker delta (δij = 1 if i = j, δij = 0 if i 6= j). Parameters η and ε are positive.
The approximate temperature θ̃i(t+τ) if core i were to sprint during [t, t+τ) is (see equation
(56))
θ̃i(t+ τ) := θi(t)−∆i(t, τ) +Hii(τ)πi (59)
In theory, overshoot might happen at the end of a sprint, that is, θi might exceed θ∗i . Nevertheless,
overshoot cannot happen if parameter η is chosen large enough. θi can exceed θ∗i after a reduction
of θ∗i but then the descent regime applies and θi decreases. Therefore, θi cannot exceed θmax.
The descent regime is for enforcing SSPA. This can be understood as follows. Let us assume
that the p∗i ’s are attainable. At steady-state, at least one of the following three conditions is true
for each core i:
• pi = p∗i
• θi = θ∗i
• θi < θ∗i and pi > p∗i
Indeed, the case θi < θ∗i , pi < p∗i means that core i is sprinting but power p∗i is not attainable,
which is contrary to our assumption. As for the case θi > θ∗i , it cannot occur in steady state
because the descent regime forces temperature to decrease. Hence we are left with the three
cases listed above.
We prove by contradiction that we must have p = p∗. Assume p 6= p∗. As R is a positive
definite matrix, we must have




(pi − p∗i )(θi − θ∗i ) > 0
However, the inequality above is incompatible with the three conditions previously mentioned.
Therefore, we must have p = p∗. Note that it is important that R be well-conditioned as equality
θi = θ
∗
i is only approximately true in practice.
Parameter ε determines how quickly temperature falls during a descent, as temperature fol-
lows an exponential decay with time constant τ/ε. Parameter ε does not need to be set very
precisely. A reasonable value for ε is such that τ/ε is of the same order of magnitude as the time
for a change of power in one core to start impacting temperature in a distant core.
One may argue that SSPA does not provide a true performance guarantee, in particular for
applications whose execution time is too short for temperature to stabilize. Exploiting thermal
transients while at the same time providing performance guarantees is a topic for further research
and is beyond the scope of this document.
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calculation equation scalar FP operation count
Xj ’s (53) 3Nn
θi’s (54) (2N + 1)N
∆i’s (55) (2N + 1)Nn
p = B−1Y (58) N(N − 1)(4N + 13)/6
Table 5: Number of scalar FP operations per timestep of the MIMO turbo control (N is the number of































Figure 3: On the left, number of scalar FP operations per timestep of the MIMO turbo control, as a
function of the number of cores N , for n = 8. On the right, corresponding CPU time (in seconds) on a
2.8 GHz Intel Sandy Bridge core.
Computational complexity. Calculations for the turbo control may be executed on dedicated
hardware or by a firmware thread running on a core (hence consuming some CPU time).
Updating the Xj ’s requires 3Nn scalar floating-point (FP) operations (additions or multipli-
cations) per timestep, assuming e−D[λ]τ and I− e−D[λ]τ have been pre-calculated (see equation
(53)). The θi’s are updated with equation (54), which requires (2N + 1)N scalar FP operations
per timestep. The ∆i’s are calculated with equation (55). First, I − e−D[λ]τ is multiplied with
the Xj ’s (Nn scalar multiplications). After that, 2N2n operations are needed to obtain all ∆i’s,
hence a total of (2N + 1)Nn FP scalar operations per timestep.
Equation (58) can be solved by Gaussian elimination.18 This can be done with 2N − 1
divisions, N(N − 1)(N + 4)/3 multiplications and N(N − 1)(2N + 5)/6 additions. Neglecting
divisions, that gives a total of about N(N −1)(4N + 13)/6 scalar FP operations for solving (58).
Table 5 recapitulates FP operation counts, ignoring the operations for calculating Y , θ̃i(t+τ),
power from clock frequency, clock frequency from power, etc. The left-side graph of Figure 3
shows the number of scalar FP operations per timestep as a function ofN , for n = 8. For smallN ,
a majority of operations comes from calculating the ∆i’s and computational complexity increases
roughly like N2. As N increases, solving equation (58) takes more weight, and computational
complexity approaches an N3 growth.
I implemented the turbo control in C++ for the simulations presented in Section 8. I ran
simulations on an Intel Sandy Bridge core with Turbo Boost disabled and maximum clock fre-
quency 2.8 GHz. When compiled with gcc 4.9.2 using optimization level O3, the turbo control
executes a number of x86 instructions about 2.65 times the number of scalar FP operations.19 I
18Matrix B is column diagonally dominant, and no pivoting is needed.







Figure 4: Example of Section 8. The four cores are identical. Each core is a 2mm×2mm square with
uniform power density. A thermal sensor is located at the center of each core.








where the number of FP operations is estimated from Table 5. The right-side graph of Figure 3
shows CPU time per timestep as a function of N , for n = 8. For example, assuming a timestep
of one millisecond, the turbo control consumes less than 0.1% of the CPU time of one 2.8 GHz
Sandy Bridge core when the number of cores is less than 10. To support a greater number of
cores, we can consume more CPU time or increase the timestep, or both. For instance, if we are
willing to consume 0.5% of the CPU time of one core and if use a two millisecond timestep, the
turbo control can support up to 27 cores.
8 Example
This section uses the turbo control proposed in Section 7 in some high-level performance simu-
lations of a 4-core chip (N = 4). The performance model is based on the following assumptions:
• Each of the 4 cores is a square dissipating a uniform power density, as shown in Figure 4.
• Each core has its own clock and voltage domain.
• Voltage can be changed instantaneously to any value.
• Normalized clock frequency can take any real value in [0.5, 1].
• I used the affine power model (22), with α = −0.31, β = 1.18, γ = 0.0017 and Pw = 16
W, where Pw is the maximum power of one core (the maximum power density is Pw/4 =
4 W/mm2). The power model is assumed quasi-perfect, in the sense that the actual power
dissipated by a task is constant and equal to that predicted by the model except for the
effect of temperature on leakage power (the power model model uses θi, which may differ
from the actual temperature, especially when the ambient temperature is not equal to 40
°C).
• The timestep of the turbo control is one millisecond (τ = 10−3 s). The clock frequency
and power of each core are constant during a timestep.
• There is one thermal sensor at the center of each core. Sensors provide perfect temperature
measurements at the end of a timestep, i.e., every millisecond (thermal protection uses the
same timestep as the turbo control).
20Instructions executed per clock cycle.
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Figure 5: Example of Section 8: step responses H11(t), H12(t) and H13(t) obtained with ATMI, and
approximations as Bernstein functions using the NNLS method (n = 8).
• Sensor temperature is modeled with ATMI [4]. ATMI is a linear model, i.e., the superpo-
sition principle (3) is exact [51]. The ATMI parameters are provided in Table 2. ATMI is
also used to obtain the step responses for the turbo control.
• When any thermal sensor exceeds Tmax = 100 °C, thermal protection triggers: the clock
frequency of all the active cores is set to half the maximum clock frequency (f = 0.5 with
the affine power model). The chip exits thermal protection when the triggering sensor
drops below Tmax − 3 = 97 °C.
• The IPC of a task does not depend on the clock frequency. Tasks execute a fixed number
of instructions, hence a fixed number of clock ticks.
• The nominal ambient temperature is Tamb = 40 °C. The turbo control assumes a 1 °C
guardband, that is, θmax = Tmax − Tamb − 1 = 59 °C.
• MIMO turbo parameters are η = 0.5 and ε = 0.1.
• For any active cores i and j, MIMO turbo enforces p∗i = p∗j .
• Power gating an inactive core or waking it up is instantaneous and generates no energy
overhead. While inactive, a core dissipates a null power (p∗i = 0).
• There is no constraint other than temperature in determining the clock frequency. In
particular, p∗ is set so that max{θ∗1 , . . . , θ∗N} = θmax.
• Calculations for the turbo control are done at no performance and energy cost.
• At t = 0, the chip, package and heatsink are at ambient temperature.
Some of these assumptions are obviously an idealization of reality. The goal of this section is




i 1 2 3 4 5 6 7 8
λi 0.0593 1.530 7.771 39.47 200.4 5169 26250 133300
H11 0.594 0.127 0.000 0.808 1.604 0.200 0.006 0.063
H12 0.599 0.093 0.084 0.273 -0.090 0.009 -0.006 0.002
H13 0.601 0.076 0.105 0.049 -0.036 0.009 -0.006 0.002
Table 6: Example of Section 8: step responses obtained with the NNLS method (λi’s in s−1 and Hi’s
in K/W).
active cores p∗ θ∗
1 (17.3, 0, 0, 0) (59, 16.7, 13.9, 16.7)
1,2 (13.5, 13.5, 0, 0) (59, 59, 23.8, 23.8)
1,3 (14, 0, 14, 0) (59, 27, 59, 27)
1,2,3 (11.1, 11.1, 11.1, 0) (57.2, 59, 57.2, 30.2)
1,2,3,4 (9.6, 9.6, 9.6, 9.6) (59, 59, 59, 59)
Table 7: Example of Section 8: p∗ in watt and θ∗ in kelvin (Pw = 16 W, θmax = 59 K). Other task-to-
core configurations (except the one with no active core) are similar to the configurations listed here, up
to a permutation.
The step responses provided by ATMI are approximated as Bernstein functions, as described
in sections 2.5 and 6. By trying a few values for n and λn and eliminating the λi’s corresponding
to null or quasi-null elements in all 16 Hij vectors, I eventually obtained n = 8 λi’s resulting
in accurate approximations of the step responses, as shown in Figure 5. On the figure, the
approximate step responses obtained with the NNLS method are barely distinguishable from
those provided directly by ATMI. The λi’s and Hij ’s are given in Table 6. Only 3 reference step
responses are shown: H11(t), H12(t) and H13(t). The 13 other step responses are identical to
one of the 3 reference step responses owing to symmetries in the power density map of Figure 4
(ATMI does not model the edges of the silicon die).
Matrix R (in kelvin per watt) is
R =

3.403 0.963 0.799 0.963
0.963 3.403 0.963 0.799
0.799 0.963 3.403 0.963
0.963 0.799 0.963 3.403

From matrix R and from the assumption of equal p∗i ’s for active cores, we obtain p∗ and θ∗ as
shown in Table 7. Notice that, when a single core is active, p∗i is not attainable, as this requires
f > 1. Notice also that, when three cores are active, the active cores do not behave identically,
one core being hotter than the two other cores at equal power dissipation.
When p∗i is attainable, the clock frequency corresponding to p∗i can be obtained from (22):
f = (p∗i /Pw−α−γθmax)/β. For one active core, f = 1 as p∗i is no attainable. We have f ' 0.89
for two active cores (p∗i = 13.5), f ' 0.77 for three active cores (p∗i = 11.1) and f ' 0.69 for four
active cores (p∗i = 9.6). Nevertheless, these clock frequency values are for long running tasks and
can be exceeded during thermal transients.
Figure 6 shows θi(t) and core power pi(t) for a simulation where fours tasks execute, one
on each core. Each task executes a fixed number of instructions corresponding to 12 seconds
of execution at maximum clock frequency. The tasks do not start at the same time but are
staggered: task 1 starts executing at t = 0 on core 1, task 2 at t = 3 on core 2, task 3 at t = 6
on core 3, and task 4 at t = 9 on core 4. The following can be observed:
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core 1 core 2 core 3 core 4
Figure 6: Example of Section 8: four tasks executing, one on each core. Each task executes a fixed
number of instructions corresponding to 12 seconds of execution at maximum clock frequency. The first
task starts executing at t = 0 on core 1, the second at t = 3 on core 2, the third at t = 6 on core 3,
and the fourth at t = 9 on core 4. The upper graph shows calculated (relative) temperature θi(t). The
lower graph shows core power pi(t). In this simulation, the actual ambient temperature is 40 °C and
sensor-based thermal protection does not trigger.
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• During the first 7 seconds, the active cores are sprinting and temperature increases. It
can be noticed that the sprint power is slightly increasing due to the γ factor (leakage
dependence on temperature).
• Core 2 becomes active at t = 3 and quickly reaches a temperature close to that of core
1. This can be explained as follows. After about 100 milliseconds of sprint, the Xi’s
corresponding to λi ≥ λ4 are all approximately equal to the sprint power, and therefore
become quickly identical on both cores. The Xi’s corresponding to λi < λ4 contribute little
to temperature except for X1. However, as all the step responses have approximately the
same H1 ' 0.6 (see Table 6), the X1 of a core generates the same temperature contribution
on all cores.
• Cores 1, 2, and 3 reach thermal saturation during the time interval [6, 9], after core 3
became active. Recall that cores 1 and 3 saturate at a slightly lower θ∗i than core 2 (see
Table 7).
• At t = 9, core 4 becomes active, and p∗ and θ∗ are redefined. In particular, θ∗1 and θ∗3
increase from 57.2 to 59. Consequently, cores 1 and 3 can sprint for about 10 ms, which
explains the power surge for these two cores at t = 9.
• At around t = 12.5, task 1 completes and only cores 2, 3 and 4 remain active. Consequently,
θ∗2 and θ∗4 decrease from 59 to 57.2, and cores 2 and 4 quickly reduce their temperature
under the descent regime (see Table 4).
• At around t = 16, task 2 completes and only cores 3 and 4 remain active. Consequently,
θ∗4 increases from 57.2 to 59, hence the brief power surge on core 4.
• After task 3 completes around t = 19.3, only core 4 is active. Core 4 remains saturated for
about 0.3 seconds, then its temperature decreases despite the core sprinting.
Then, I ran some simulations consisting of many short single-core tasks arriving in the system
at random time, a typical model for cloud servers [48, 23]. Upon arrival, tasks are inserted into a
global, unlimited first-in-first-out (FIFO) queue. When some cores are inactive and the queue is
not empty, the task at the head of the queue (the oldest task) is removed and sent to execution on
a core chosen randomly among the inactive cores. The task runs on that core until completion.
Each task executes a fixed number of instructions corresponding to 0.1 seconds of execution at
maximum clock frequency. The task interarrival times are exponentially distributed (Poisson
process). The number of tasks in one simulation corresponds approximately to 300 seconds of
execution (i.e., the shorter the interarrival times, the more jobs). Processor utilization and mean







If the mean interarrival time exceeds task_lengthN×fs where fs is the clock frequency when all four cores
are active and have reached thermal steady-state, then tasks arrive faster than the processor can
execute in the long run, and the FIFO queue keeps growing. To avoid this situation, utilization
is kept below fs = (p∗i /Pw − α− γθmax)/β ' 0.69 (with p∗i = 9.6, see Table 7).
Figure 7 shows the average turnaround time (ATT) for different policies. Turnaround time is
the time from when a task arrives in the system until it is completed. Turnaround time includes
the time spent waiting in the FIFO queue. Four different policies are being compared:
• The policy called “MIMO” is the MIMO turbo control described in Section 7.
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Figure 7: Average turnaround time (ATT) for 40 °C ambient and varying utilization (top graph), and
for a processor utilization of 0.5 and varying ambient temperature (bottom graph).
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• The policy called “SISO” is the SISO turbo control described in Section 4. The input
of the SISO model is the total chip power p =
∑4




j=1H1j(t), which corresponds to the power density map of Figure 4 when each of the
four cores dissipates 0.25 W. During thermal saturation, the calculated power is equally
divided between the active cores (as tasks are identical, this implies that clock frequency
is the same on all active cores).
• The policy called “always sprint” sets the clock frequency at the maximum value on all the
active cores, unless sensor-based thermal protection is on. Note that this policy does not
use a temperature model.
• The policy called “steady power” sets pi equal to p∗i , unless sensor-based thermal protection
is on. Clock frequency is obtained from pi assuming maximum temperature. Note that
this policy models steady-state temperature, not transient temperature.
The top graph of Figure 7 shows ATT at an ambient temperature equal to the nominal ambient
(40 °C), as a function of processor utilization. When utilization is low, the FIFO queue is empty
most of the time, there is rarely more than one core active at a time, and tasks can execute at
the maximum clock frequency. As a result, ATT is close to the task length (0.1 s). As utilization
increases, so does the probability that the FIFO queue is not empty and that multiple cores are
active simultaneously. Hence ATT increases with utilization. As expected, ATT becomes infinite
when utilization approaches 0.69. Note that, at nominal ambient, the maximum utilization is
the same for the four policies. Moreover, the MIMO, SISO and “always sprint” policies behave
equivalently. However, ATTs are significantly higher with the “steady power” policy, which does
not exploit thermal transients.
The bottom graph of Figure 7 shows ATT as a function of ambient temperature at a fixed
processor utilization of 0.5. This graph illustrates the fact that, the more accurate the thermal
model used in the turbo control, the more deterministic the processor performance. As expected
(and helped by the ideal conditions of the simulation), performance with MIMO turbo is inde-
pendent of the ambient temperature when below the nominal value. When ambient temperature
exceeds the nominal value, the calculated temperature underestimates the actual temperature,
and sensor-based thermal protection triggers sometimes, degrading performance. For ambient
temperatures above 41 °C, the MIMO, SISO and “always sprint” policies behave similarly. How-
ever, with the “always sprint” policy, ATT keeps decreasing with the ambient temperature way
below 40 °C. This is due to the “always sprint” policy relying solely on sensor-based thermal
protection to control temperature. For instance, with the “always sprint” policy, at utilization
of 0.5, thermal protection is active about 26% of the time at 40 °C ambient and 2% of the time
at 30 °C ambient. Consequently, the “always sprint” policy outperforms MIMO turbo below
the nominal ambient. However, the “always sprint” policy does not yield deterministic perfor-
mance.21 SISO turbo uses a simplistic temperature model which underestimates actual core
temperature at nominal ambient. For instance, at utilization of 0.5 and 40 °C ambient, thermal
protection is active 19% of the time with SISO turbo. Consequently, like the “always-sprint”
policy, SISO turbo yields non-deterministic performance. However, performance dependence on
ambient temperature is less pronounced with SISO turbo than with the “always sprint” policy.
21Besides making processor performance depend on ambient temperature, the “always sprint” policy does not
offer SSPA.
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9 Related work
Accurate electrothermal simulation of electronic circuits requires modeling the transient temper-
ature of circuits with sufficient accuracy and simulation speed. This has led to a body of research
on dynamic compact thermal models (DCTM) [67, 8].
One possible approach to DCTM, system identification, starts from a parametrized thermal
model, power and temperature measurements of a real system, and tries to find parameters such
that the model imitates the input-output behavior of the real system as closely as possible [9].
Another approach to DCTM, model order reduction, starts from an accurate thermal model
based on spatial discretization, such as a finite-difference or finite-element model, and reduces
the state-space dimension while preserving as much as possible the relations between (power)
inputs and (temperature) outputs [42, 78, 20, 21, 18].
An oft-used DCTM, the RC ladder, approximates thermal step responses with equivalent
Foster RC networks [42, 43, 26, 60, 57, 77]. The thermal model of section 2.6 is an RC ladder
DCTM. Several methods can be used to extract the parameters of the multiexponential (9) [35].
For thermal step responses, commonly used methods are deconvolution by Fourier transform
[76, 74], moment matching [42], Prony’s method [43] and non-linear least-square fitting [26].
The non-negative least squares (NNLS) method has been used by some authors to extract the
Hi’s for self-heating step responses [7, 57]. Non-negativity constraints on the Hi’s was justified
either by one-dimensional heat conduction [6] or by assuming that a temperature step response
is equivalent to an RC network impedance [75, 57] (see theorem 6.4 in [83]), which is not exact
for general power density of the form (4) unless Codecasa’s definition of output temperature
(equation (12)) is used [19]. While Codecasa’s definition leads to self-heating step responses that
are provably Bernstein functions [17], the CMIR hypothesis as stated in Section 2.5 is a practical
observation waiting for a proof.
In this document, the purpose of the thermal model is deterministic clock frequency. Fast
thermal models are also needed for predictive dynamic thermal management (DTM). Predictive
DTM is a general control strategy for minimizing an objective function while taking into account
multiple constraints, such as maximum temperature, minimum clock frequency, voltage transition
delay, etc. However, the thermal models used in predictive DTMs generally use thermal sensor
information as input for calculating future temperature [81, 72, 30]. Unlike these predictive
DTMs, the turbo control of Section 7 implements an open-loop control, i.e., without using
thermal sensor information.
10 Conclusion
The turbo control proposed in this document considers junction temperature as the sole thermal
constraint. However, in some handheld devices, case temperature is another constraint to take
into account [63]. The thermal model of Section 6 can be adapted to output both junction and
case temperatures (coplanarity is not an assumption of the model). For instance, an artificial
“case” core, devoid of heat sources, can be added to the model. The maximum temperature in
this “case” core would not be Tmax but a value less than Tmax. A specific turbo control would be
needed however, as a “case” core is not exactly equivalent to an inactive core (whose temperature
does not need to be monitored).
Figure 7 illustrates the fundamental tradeoff between maximizing clock frequency and making
it deterministic. Clock frequency is more deterministic with the MIMO thermal model than with
the SISO model, as the MIMO model is more accurate. For ambient temperatures below the
nominal value Tamb, the SISO model yields higher clock frequencies. Above Tamb, the turbo




















Figure 8: Step response W (x, t) to a point source dissipating 1 watt, at distance x from the source,
obtained with ATMI using the parameters of Table 2.
With the MIMO turbo, Tamb is the parameter separating precisely the deterministic behavior
from the non-deterministic one. Tamb is included in the thermal model only via parameter θmax
and can easily be made configurable.
A Detailed power density is superfluous
If the point rθ where we are monitoring temperature θ(t) is not too close to a chip edge, the
contribution to θ of a heat source located at a point r in the processor circuit is mostly a function
of the distance |r − rθ| between the two points. Therefore, to model temperature at rθ, it is
















and where w(x, t) is the time derivative of the temperature responseW (x, t) = u(rθ, t) to a point




Figure 8 shows W (x, t) for a few x values, obtained with ATMI using the parameters of Table
2. The greater the distance from the source, the more time it takes for heat to diffuse over that
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distance. For example, in Figure 8, it takes about 1 ms for heat to diffuse over 1 mm, and about
0.1 s to diffuse over 8 mm. Let us denote x0(t) the distance “traveled” by heat at time t, that is,







q′(x, τ)w(x, t− τ)dxdτ
It can also be observed in Figure 8 that, for t > 0.1 s, the curves W (x, t) are almost parallel to
each other. This can be explained as follows.
w(x, t) is the temperature at rθ generated by the instantaneous release of one joule of energy
at point r at time t = 0 in a system (chip + package + heatsink) that was at ambient temperature
for t < 0. Just after the energy has been released, say for 0 < t < 1µs, the vicinity of point r is
very hot. Temperature in the rest of the system is still equal to the ambient, so the temperature
gradients near r are very steep in radial directions, and heat quickly diffuses away from r.
Progressively, the hot region grows larger while at the same time becoming cooler, as the one
joule of energy gets diluted in a larger volume. As the hot region becomes larger and cooler, it
also becomes more thermally uniform under the effect of Fourier’s law. Hence, after a certain
time τ0 (here, τ0 ' 0.1 s), point r is only marginally hotter than the rest of the hot region and
w(x, t) is only weakly dependent on x:





















q′(x, τ)w(x, t− τ)dxdτ
To model θ(t), it is sufficient to know
• q(x, τ) for τ ≥ t− τ0 and x ≤ x0(t− τ),
• q(x0(t− τ), τ) for τ < t− τ0.
In conclusion, the spatial location of old power events does not need to be known precisely. What
matters, for old power events, is the total chip power.
For example, it is generally more important to model θ accurately when it is high than when
it is low. The total chip power must be modeled accurately even when processor activity is low,
as this impacts future temperature. However, knowing the power density map precisely during
periods of low activity is superfluous.
B Steady-state temperature
I assume that the heat transfer coefficient A is non-null on some parts of surface S, so that a
steady state is possible (otherwise, heat could not escape the system).
Let us consider constant power densities g1(r, t) = g1(r) and g2(r, t) = g2(r). The corre-
sponding steady-state relative temperatures u1(r) and u2(r) are solutions of the steady-state
heat equation
∇ · κ∇u+ g = 0 (60)
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with boundary condition (see Section 2.2)











∇u2 · κ∇u1d3r −
∫
V
















where we have used equation (60) in (62a), the divergence of scalar-vector product in (62b), the
divergence theorem in (62c), and boundary condition (61) in (62d). Note that (62d) is symmetric








Also, for g1 = g2 = g, u1 = u2 = u, equation (62d) implies∫
V
gud3r ≥ 0 (64)
It should be noted that inequality (64) is true regardless of the sign of g and u (that g should be
non-negative is a physical requirement, not a mathematical one). Moreover, for the integral in
inequality (64) to be null, we must have u = 0 and g = 0 (from (62d) and from A being non-null
on some parts of S).
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We can write the relation between the pj ’s and the ūi’s in matrix notation:
ū = R̄p
where ū = (ū1, . . . , ūN ) and p = (p1, . . . , pN ) are column vectors and R̄ is the N × N matrix
such that





















Hence inequality (64) implies pT R̄p ≥ 0.
If the power density maps mi(r) represent distinct cores, for each i, there exists an ri such
that mi(ri) 6= 0 and mj(ri) = 0 for all j 6= i. Therefore, p 6= 0 implies g 6= 0 and pT R̄p > 0.
This means that matrix R̄ is positive definite [36]. As R̄ is symmetric and positive definite, its
eigenvalues are real and positive [50].
Matrix R introduced in Section 6 can be viewed as a perturbation of matrix R̃ defined as
R̃ := R̄ + D[d1, . . . , dN ]
where D[d1, . . . , dN ] is the diagonal matrix such that
di = Rii − R̄ii
The difference between R and R̃ is
E := R− R̃
What makes R and R̄ differ from each other is that R gives maximum core temperature while
R̄ gives average core temperature. So we have di > 0 for all i. Hence matrix R̃ is symmetric,
positive definite.
The elements of matrix E are expected to be small because there is probably not much
difference between Rij and R̄ij when i 6= j.22 If this is the case, R is close to R̃, and R is
well-conditioned if R̃ is.
The condition number (according to the 2-norm, aka spectral norm) of a symmetric, positive
definite matrix is the ratio of the largest to smallest eigenvalues [31, 50]. Here, the largest
eigenvalue of R̃ is the spectral radius ρ(R̃) ' ρ(R) and it is less than or equal to the maximum
row sum (see Corollary 6.1.5 in [31]). That is, the largest eigenvalue does not exceed the maximum
steady-state temperature when all cores dissipate 1 watt each.
A lower bound for the smallest eigenvalue can be obtained easily when R is diagonally dom-
inant [50]. Here, diagonally dominant means Rii >
∑
j,j 6=iRij for all i. In this case, from









22This can be understood from the following heuristic argument. Outside of core j, ∇uj in the silicon die is
almost parallel to the transistors plane and uj can be approximated by a harmonic function in two dimensions
(as steady-state uj obeys Laplace’s equation in regions where mj = 0). From the mean-value property [5], the
average temperature in a disk-shaped region equals temperature at the center of the disk.
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In the particular case of a chip with two identical cores (N = 2), the upper bound calculated as
described above gives the exact condition number, that is, R11+R12R11−R12 . We can expect R12 to be
significantly less than R11, in which case R is well-conditioned.
When N > 2, R is not necessarily diagonally dominant. In this case, a lower bound for
the smallest eigenvalue of R̃ can be obtained from Weyl’s inequality for Hermitian matrices
[31]. That is, the smallest eigenvalue of R̃ is greater than or equal to the sum of the smallest
eigenvalues of R̄ and D[d1, . . . , dN ]. As eigenvalues of R̄ are all positive, the smallest eigenvalue
of R̃ cannot be less than the smallest di.
For example, consider N identical cores occupying a fixed total silicon area. As N increases,
the diameter of each core decreases like 1√
N
, and both Rii and R̄ii increase. More precisely, at
small distances r from a point heat source, steady-state relative temperature varies approximately
like 1r [15, 52]. Therefore, Rii, R̄ii, and their difference di increase like
√
N . As for the maximum
steady-state temperature when all the cores dissipate 1 watt each, it increases approximately





N , that is, relatively slowly with the number of cores. This means that matrix R
is probably well-conditioned.
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